#pragma once #include "bits/stdc++.h" enum GateType { XOR, MAJ, AND, OR }; struct Gate { std::vector inputs; std::vector output; std::vector fanouts; }; extern Gate* Gates; extern std::vector circuit_inputs; extern int circuit_output; void read_verilog_from_file(const char *);