126 lines
6.0 KiB
Plaintext
126 lines
6.0 KiB
Plaintext
|
[H[2Jmake: 'atpg' is up to date.
|
|||
|
|
========================
|
|||
|
|
parsing file ./benchmark/b03.bench ... Done.
|
|||
|
|
====== Circuit Statistics ======
|
|||
|
|
PI: 34
|
|||
|
|
PO: 34
|
|||
|
|
Gate: 152
|
|||
|
|
Stem: 86
|
|||
|
|
Level: 3
|
|||
|
|
================================
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:1483. flip_cnt: 0, stem_cnt: 86, fault_cnt:117
|
|||
|
|
coverage: 38.487% pattern: 1 before: 304 now: 187
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:1222. flip_cnt: 0, stem_cnt: 86, fault_cnt:121
|
|||
|
|
coverage: 60.526% pattern: 2 before: 187 now: 120
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:170. flip_cnt: 0, stem_cnt: 86, fault_cnt:107
|
|||
|
|
coverage: 73.026% pattern: 3 before: 120 now: 82
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:399. flip_cnt: 0, stem_cnt: 86, fault_cnt:124
|
|||
|
|
coverage: 79.934% pattern: 4 before: 82 now: 61
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:62. flip_cnt: 0, stem_cnt: 86, fault_cnt:117
|
|||
|
|
coverage: 83.224% pattern: 5 before: 61 now: 51
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:72. flip_cnt: 0, stem_cnt: 86, fault_cnt:113
|
|||
|
|
coverage: 84.539% pattern: 6 before: 51 now: 47
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 86, fault_cnt:121
|
|||
|
|
coverage: 85.526% pattern: 7 before: 47 now: 44
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:247. flip_cnt: 0, stem_cnt: 86, fault_cnt:115
|
|||
|
|
coverage: 89.803% pattern: 8 before: 44 now: 31
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:138. flip_cnt: 0, stem_cnt: 86, fault_cnt:117
|
|||
|
|
coverage: 92.434% pattern: 9 before: 31 now: 23
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 86, fault_cnt:114
|
|||
|
|
coverage: 93.092% pattern: 10 before: 23 now: 21
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:119
|
|||
|
|
coverage: 93.092% pattern: 10 before: 21 now: 21
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 86, fault_cnt:117
|
|||
|
|
coverage: 93.421% pattern: 11 before: 21 now: 20
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 86, fault_cnt:127
|
|||
|
|
coverage: 93.750% pattern: 12 before: 20 now: 19
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 86, fault_cnt:122
|
|||
|
|
coverage: 94.408% pattern: 13 before: 19 now: 17
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:120
|
|||
|
|
coverage: 94.408% pattern: 13 before: 17 now: 17
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:86. flip_cnt: 0, stem_cnt: 86, fault_cnt:111
|
|||
|
|
coverage: 98.355% pattern: 14 before: 17 now: 5
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 86, fault_cnt:113
|
|||
|
|
coverage: 99.013% pattern: 15 before: 5 now: 3
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 86, fault_cnt:117
|
|||
|
|
coverage: 99.342% pattern: 16 before: 3 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:116
|
|||
|
|
coverage: 99.342% pattern: 16 before: 2 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:116
|
|||
|
|
coverage: 99.342% pattern: 16 before: 2 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:118
|
|||
|
|
coverage: 99.342% pattern: 16 before: 2 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:119
|
|||
|
|
coverage: 99.342% pattern: 16 before: 2 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:115
|
|||
|
|
coverage: 99.342% pattern: 16 before: 2 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:122
|
|||
|
|
coverage: 99.342% pattern: 16 before: 2 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:113
|
|||
|
|
coverage: 99.342% pattern: 16 before: 2 now: 2
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 86, fault_cnt:114
|
|||
|
|
coverage: 99.671% pattern: 17 before: 2 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:121
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:111
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:116
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:117
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:115
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:120
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:109
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:113
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:111
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 86, fault_cnt:124
|
|||
|
|
coverage: 99.671% pattern: 17 before: 1 now: 1
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 86, fault_cnt:127
|
|||
|
|
coverage: 100.000% pattern: 18 before: 1 now: 0
|
|||
|
|
checking valid circuit ... result: 1.
|
|||
|
|
|
|||
|
|
real 0m5.785s
|
|||
|
|
user 0m5.778s
|
|||
|
|
sys 0m0.004s
|