atpg-ls/exp_result/ATPG-LS_b06.bench.txt
2023-03-09 13:17:53 +08:00

57 lines
2.4 KiB
Plaintext
Raw Blame History

This file contains invisible Unicode characters

This file contains invisible Unicode characters that are indistinguishable to humans but may be processed differently by a computer. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

make: 'atpg' is up to date.
========================
parsing file ./benchmark/b06.bench ... Done.
====== Circuit Statistics ======
PI: 11
PO: 15
Gate: 56
Stem: 42
Level: 3
================================
[SOL] flip: 0, stem: 0, fault:513. flip_cnt: 0, stem_cnt: 42, fault_cnt:44
coverage: 39.286% pattern: 1 before: 112 now: 68
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:99. flip_cnt: 0, stem_cnt: 42, fault_cnt:44
coverage: 66.071% pattern: 2 before: 68 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:10. flip_cnt: 0, stem_cnt: 42, fault_cnt:45
coverage: 75.000% pattern: 3 before: 38 now: 28
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:204. flip_cnt: 0, stem_cnt: 42, fault_cnt:45
coverage: 86.607% pattern: 4 before: 28 now: 15
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:56. flip_cnt: 0, stem_cnt: 42, fault_cnt:45
coverage: 90.179% pattern: 5 before: 15 now: 11
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:12. flip_cnt: 0, stem_cnt: 42, fault_cnt:47
coverage: 91.071% pattern: 6 before: 11 now: 10
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:6. flip_cnt: 0, stem_cnt: 42, fault_cnt:40
coverage: 92.857% pattern: 7 before: 10 now: 8
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:8. flip_cnt: 0, stem_cnt: 42, fault_cnt:41
coverage: 93.750% pattern: 8 before: 8 now: 7
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:9. flip_cnt: 0, stem_cnt: 42, fault_cnt:36
coverage: 96.429% pattern: 9 before: 7 now: 4
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:7. flip_cnt: 0, stem_cnt: 42, fault_cnt:40
coverage: 97.321% pattern: 10 before: 4 now: 3
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:3. flip_cnt: 0, stem_cnt: 42, fault_cnt:43
coverage: 98.214% pattern: 11 before: 3 now: 2
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:13. flip_cnt: 0, stem_cnt: 42, fault_cnt:44
coverage: 99.107% pattern: 12 before: 2 now: 1
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 42, fault_cnt:46
coverage: 99.107% pattern: 12 before: 1 now: 1
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:1. flip_cnt: 0, stem_cnt: 42, fault_cnt:40
coverage: 100.000% pattern: 13 before: 1 now: 0
checking valid circuit ... result: 1.
real 0m0.098s
user 0m0.093s
sys 0m0.004s