YuhangQ/atpg-ls
1
1
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
atpg-ls/exp_result/ATPG-LS_b07.bench.txt
YuhangQ 8e923f249d 增加结果
2023-03-09 13:17:53 +08:00

302 lines
16 KiB
Plaintext
Raw Blame History

This file contains invisible Unicode characters

This file contains invisible Unicode characters that are indistinguishable to humans but may be processed differently by a computer. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

make: 'atpg' is up to date.
========================
parsing file ./benchmark/b07.bench ... Done.
====== Circuit Statistics ======
PI: 50
PO: 57
Gate: 419
Stem: 224
Level: 5
================================
[SOL] flip: 0, stem: 0, fault:2928. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 29.236% pattern: 1 before: 838 now: 593
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:2071. flip_cnt: 0, stem_cnt: 224, fault_cnt:251
coverage: 42.243% pattern: 2 before: 593 now: 484
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:1368. flip_cnt: 0, stem_cnt: 224, fault_cnt:239
coverage: 50.835% pattern: 3 before: 484 now: 412
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:893. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 56.444% pattern: 4 before: 412 now: 365
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:190. flip_cnt: 0, stem_cnt: 224, fault_cnt:236
coverage: 57.637% pattern: 5 before: 365 now: 355
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:1767. flip_cnt: 0, stem_cnt: 224, fault_cnt:314
coverage: 68.735% pattern: 6 before: 355 now: 262
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:76. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 69.212% pattern: 7 before: 262 now: 258
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:209. flip_cnt: 0, stem_cnt: 224, fault_cnt:254
coverage: 70.525% pattern: 8 before: 258 now: 247
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:238
coverage: 70.525% pattern: 8 before: 247 now: 247
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 70.644% pattern: 9 before: 247 now: 246
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:233
coverage: 70.644% pattern: 9 before: 246 now: 246
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 71.002% pattern: 10 before: 246 now: 243
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:249
coverage: 71.002% pattern: 10 before: 243 now: 243
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 224, fault_cnt:253
coverage: 71.241% pattern: 11 before: 243 now: 241
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 71.241% pattern: 11 before: 241 now: 241
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:247
coverage: 71.241% pattern: 11 before: 241 now: 241
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:95. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 71.838% pattern: 12 before: 241 now: 236
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:133. flip_cnt: 0, stem_cnt: 224, fault_cnt:217
coverage: 72.673% pattern: 13 before: 236 now: 229
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 72.673% pattern: 13 before: 229 now: 229
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:152. flip_cnt: 0, stem_cnt: 224, fault_cnt:242
coverage: 73.628% pattern: 14 before: 229 now: 221
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:969. flip_cnt: 0, stem_cnt: 224, fault_cnt:296
coverage: 79.714% pattern: 15 before: 221 now: 170
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:241
coverage: 79.714% pattern: 15 before: 170 now: 170
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 224, fault_cnt:237
coverage: 80.072% pattern: 16 before: 170 now: 167
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 80.072% pattern: 16 before: 167 now: 167
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:241
coverage: 80.072% pattern: 16 before: 167 now: 167
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:248
coverage: 80.072% pattern: 16 before: 167 now: 167
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 80.310% pattern: 17 before: 167 now: 165
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:242
coverage: 80.310% pattern: 17 before: 165 now: 165
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:243
coverage: 80.310% pattern: 17 before: 165 now: 165
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:239
coverage: 80.310% pattern: 17 before: 165 now: 165
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 80.310% pattern: 17 before: 165 now: 165
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:235
coverage: 80.310% pattern: 17 before: 165 now: 165
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:95. flip_cnt: 0, stem_cnt: 224, fault_cnt:219
coverage: 80.907% pattern: 18 before: 165 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:241
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:247
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:232
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:255
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:238
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:252
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:255
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:248
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:243
coverage: 80.907% pattern: 18 before: 160 now: 160
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:760. flip_cnt: 0, stem_cnt: 224, fault_cnt:325
coverage: 85.680% pattern: 19 before: 160 now: 120
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:242
coverage: 85.680% pattern: 19 before: 120 now: 120
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:238
coverage: 85.680% pattern: 19 before: 120 now: 120
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:239
coverage: 85.680% pattern: 19 before: 120 now: 120
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:243
coverage: 85.680% pattern: 19 before: 120 now: 120
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 224, fault_cnt:250
coverage: 85.800% pattern: 20 before: 120 now: 119
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:250
coverage: 85.800% pattern: 20 before: 119 now: 119
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 85.800% pattern: 20 before: 119 now: 119
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:209. flip_cnt: 0, stem_cnt: 224, fault_cnt:307
coverage: 87.112% pattern: 21 before: 119 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:218
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:243
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:217
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:231
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:228
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 87.112% pattern: 21 before: 108 now: 108
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:95. flip_cnt: 0, stem_cnt: 224, fault_cnt:313
coverage: 87.709% pattern: 22 before: 108 now: 103
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 87.709% pattern: 22 before: 103 now: 103
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:243
coverage: 87.709% pattern: 22 before: 103 now: 103
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 87.709% pattern: 22 before: 103 now: 103
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:235
coverage: 87.709% pattern: 22 before: 103 now: 103
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:249
coverage: 87.709% pattern: 22 before: 103 now: 103
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:171. flip_cnt: 0, stem_cnt: 224, fault_cnt:321
coverage: 88.783% pattern: 23 before: 103 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:245
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:243
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:235
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:236
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:250
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:234
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:238
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:247
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:241
coverage: 88.783% pattern: 23 before: 94 now: 94
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:152. flip_cnt: 0, stem_cnt: 224, fault_cnt:322
coverage: 89.737% pattern: 24 before: 94 now: 86
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:239
coverage: 89.737% pattern: 24 before: 86 now: 86
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 89.737% pattern: 24 before: 86 now: 86
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:248
coverage: 89.737% pattern: 24 before: 86 now: 86
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:236
coverage: 89.737% pattern: 24 before: 86 now: 86
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:249
coverage: 89.737% pattern: 24 before: 86 now: 86
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:239
coverage: 89.737% pattern: 24 before: 86 now: 86
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 224, fault_cnt:244
coverage: 89.857% pattern: 25 before: 86 now: 85
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:239
coverage: 89.857% pattern: 25 before: 85 now: 85
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:244
coverage: 89.857% pattern: 25 before: 85 now: 85
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:243
coverage: 89.857% pattern: 25 before: 85 now: 85
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:95. flip_cnt: 0, stem_cnt: 224, fault_cnt:326
coverage: 90.453% pattern: 26 before: 85 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:246
coverage: 90.453% pattern: 26 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:237
coverage: 90.453% pattern: 26 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:235
coverage: 90.453% pattern: 26 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:254
coverage: 90.453% pattern: 26 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:240
coverage: 90.453% pattern: 26 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:237
coverage: 90.453% pattern: 26 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 224, fault_cnt:324
coverage: 90.453% pattern: 26 before: 80 now: 80
checking valid circuit ... result: 1.
Reference in New Issue View Git Blame Copy Permalink