atpg-ls/exp_result/ATPG-LS_b11.bench.txt

1298 lines
68 KiB
Plaintext
Raw Blame History

This file contains invisible Unicode characters

This file contains invisible Unicode characters that are indistinguishable to humans but may be processed differently by a computer. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

make: 'atpg' is up to date.
========================
parsing file ./benchmark/b11.bench ... Done.
====== Circuit Statistics ======
PI: 38
PO: 37
Gate: 429
Stem: 214
Level: 5
================================
[SOL] flip: 0, stem: 0, fault:3640. flip_cnt: 0, stem_cnt: 214, fault_cnt:204
coverage: 23.776% pattern: 1 before: 858 now: 654
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:1805. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 34.848% pattern: 2 before: 654 now: 559
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:741. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 39.394% pattern: 3 before: 559 now: 520
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:531. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 42.657% pattern: 4 before: 520 now: 492
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:2148. flip_cnt: 0, stem_cnt: 214, fault_cnt:278
coverage: 55.944% pattern: 5 before: 492 now: 378
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:247. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 57.459% pattern: 6 before: 378 now: 365
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:1472. flip_cnt: 0, stem_cnt: 214, fault_cnt:282
coverage: 66.550% pattern: 7 before: 365 now: 287
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 66.783% pattern: 8 before: 287 now: 285
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:209. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 68.065% pattern: 9 before: 285 now: 274
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:304. flip_cnt: 0, stem_cnt: 214, fault_cnt:153
coverage: 69.930% pattern: 10 before: 274 now: 258
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:76. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 70.396% pattern: 11 before: 258 now: 254
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:95. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 70.979% pattern: 12 before: 254 now: 249
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 71.212% pattern: 13 before: 249 now: 247
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 71.212% pattern: 13 before: 247 now: 247
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 71.329% pattern: 14 before: 247 now: 246
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:191
coverage: 71.445% pattern: 15 before: 246 now: 245
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 214, fault_cnt:159
coverage: 71.678% pattern: 16 before: 245 now: 243
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:779. flip_cnt: 0, stem_cnt: 214, fault_cnt:279
coverage: 76.457% pattern: 17 before: 243 now: 202
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:202
coverage: 76.457% pattern: 17 before: 202 now: 202
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 76.457% pattern: 17 before: 202 now: 202
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 76.457% pattern: 17 before: 202 now: 202
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:190. flip_cnt: 0, stem_cnt: 214, fault_cnt:288
coverage: 77.622% pattern: 18 before: 202 now: 192
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:150
coverage: 77.739% pattern: 19 before: 192 now: 191
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:76. flip_cnt: 0, stem_cnt: 214, fault_cnt:280
coverage: 78.205% pattern: 20 before: 191 now: 187
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:198
coverage: 78.322% pattern: 21 before: 187 now: 186
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:158
coverage: 78.322% pattern: 21 before: 186 now: 186
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 214, fault_cnt:189
coverage: 78.555% pattern: 22 before: 186 now: 184
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:154
coverage: 78.555% pattern: 22 before: 184 now: 184
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 78.671% pattern: 23 before: 184 now: 183
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 78.671% pattern: 23 before: 183 now: 183
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:187
coverage: 78.671% pattern: 23 before: 183 now: 183
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:722. flip_cnt: 0, stem_cnt: 214, fault_cnt:267
coverage: 83.100% pattern: 24 before: 183 now: 145
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 83.100% pattern: 24 before: 145 now: 145
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 83.100% pattern: 24 before: 145 now: 145
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 83.100% pattern: 24 before: 145 now: 145
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:163
coverage: 83.100% pattern: 24 before: 145 now: 145
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 83.100% pattern: 24 before: 145 now: 145
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 83.100% pattern: 24 before: 145 now: 145
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:209. flip_cnt: 0, stem_cnt: 214, fault_cnt:222
coverage: 84.382% pattern: 25 before: 145 now: 134
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:188
coverage: 84.499% pattern: 26 before: 134 now: 133
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:193
coverage: 84.499% pattern: 26 before: 133 now: 133
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:163
coverage: 84.499% pattern: 26 before: 133 now: 133
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 84.499% pattern: 26 before: 133 now: 133
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 84.499% pattern: 26 before: 133 now: 133
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:205
coverage: 84.499% pattern: 26 before: 133 now: 133
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 84.499% pattern: 26 before: 133 now: 133
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 84.732% pattern: 27 before: 133 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 84.732% pattern: 27 before: 131 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:187
coverage: 84.732% pattern: 27 before: 131 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 84.732% pattern: 27 before: 131 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 84.732% pattern: 27 before: 131 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:194
coverage: 84.732% pattern: 27 before: 131 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 84.732% pattern: 27 before: 131 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 84.732% pattern: 27 before: 131 now: 131
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:152. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 85.664% pattern: 28 before: 131 now: 123
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 85.664% pattern: 28 before: 123 now: 123
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 85.664% pattern: 28 before: 123 now: 123
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 85.664% pattern: 28 before: 123 now: 123
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 85.664% pattern: 28 before: 123 now: 123
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 85.664% pattern: 28 before: 123 now: 123
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 85.664% pattern: 28 before: 123 now: 123
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:192
coverage: 85.781% pattern: 29 before: 123 now: 122
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:399. flip_cnt: 0, stem_cnt: 214, fault_cnt:276
coverage: 88.228% pattern: 30 before: 122 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:186
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:186
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 88.228% pattern: 30 before: 101 now: 101
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 88.345% pattern: 31 before: 101 now: 100
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:158
coverage: 88.345% pattern: 31 before: 100 now: 100
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 88.345% pattern: 31 before: 100 now: 100
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:195
coverage: 88.345% pattern: 31 before: 100 now: 100
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:187
coverage: 88.345% pattern: 31 before: 100 now: 100
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:228. flip_cnt: 0, stem_cnt: 214, fault_cnt:307
coverage: 89.744% pattern: 32 before: 100 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:195
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:192
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:169
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 89.744% pattern: 32 before: 88 now: 88
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:76. flip_cnt: 0, stem_cnt: 214, fault_cnt:203
coverage: 90.210% pattern: 33 before: 88 now: 84
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 90.210% pattern: 33 before: 84 now: 84
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 90.210% pattern: 33 before: 84 now: 84
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:188
coverage: 90.210% pattern: 33 before: 84 now: 84
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 90.210% pattern: 33 before: 84 now: 84
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:76. flip_cnt: 0, stem_cnt: 214, fault_cnt:208
coverage: 90.676% pattern: 34 before: 84 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:190
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:186
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:147
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:188
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:188
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:169
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:159
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:189
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:189
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:153
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:188
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 90.676% pattern: 34 before: 80 now: 80
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 214, fault_cnt:297
coverage: 90.909% pattern: 35 before: 80 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:163
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:155
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:204
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 90.909% pattern: 35 before: 78 now: 78
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 214, fault_cnt:201
coverage: 91.259% pattern: 36 before: 78 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:152
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:186
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:158
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:200
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:198
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 91.259% pattern: 36 before: 75 now: 75
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:152. flip_cnt: 0, stem_cnt: 214, fault_cnt:201
coverage: 92.191% pattern: 37 before: 75 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:169
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:152
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:207
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:156
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:199
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 92.191% pattern: 37 before: 67 now: 67
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:171. flip_cnt: 0, stem_cnt: 214, fault_cnt:230
coverage: 93.240% pattern: 38 before: 67 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:202
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:169
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:192
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:162
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:298
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:191
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:151
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:154
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:189
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:190
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:196
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:159
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:156
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:186
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:169
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.240% pattern: 38 before: 58 now: 58
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 214, fault_cnt:296
coverage: 93.590% pattern: 39 before: 58 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:208
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:195
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:191
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:193
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:187
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:155
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:211
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:191
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:194
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:189
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:162
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:169
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:194
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:169
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:162
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:294
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:293
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:202
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:158
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:192
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:185
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:157
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:164
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:163
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:161
coverage: 93.590% pattern: 39 before: 55 now: 55
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:190. flip_cnt: 0, stem_cnt: 214, fault_cnt:268
coverage: 94.755% pattern: 40 before: 55 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:163
coverage: 94.755% pattern: 40 before: 45 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:158
coverage: 94.755% pattern: 40 before: 45 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 94.755% pattern: 40 before: 45 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 94.755% pattern: 40 before: 45 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 94.755% pattern: 40 before: 45 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 94.755% pattern: 40 before: 45 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 94.755% pattern: 40 before: 45 now: 45
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:270
coverage: 94.872% pattern: 41 before: 45 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:163
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:151
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:168
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:190
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:158
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:162
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:171
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:165
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 94.872% pattern: 41 before: 44 now: 44
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:76. flip_cnt: 0, stem_cnt: 214, fault_cnt:286
coverage: 95.338% pattern: 42 before: 44 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:160
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:187
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:190
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:191
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:157
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:167
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:268
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:181
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:180
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:172
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:226
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 95.338% pattern: 42 before: 40 now: 40
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:38. flip_cnt: 0, stem_cnt: 214, fault_cnt:294
coverage: 95.571% pattern: 43 before: 40 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:175
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:193
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:178
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:179
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:183
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:182
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:187
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:177
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:170
coverage: 95.571% pattern: 43 before: 38 now: 38
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 214, fault_cnt:218
coverage: 95.688% pattern: 44 before: 38 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:198
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:208
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:173
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:166
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:184
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:176
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:174
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 214, fault_cnt:162
coverage: 95.688% pattern: 44 before: 37 now: 37
checking valid circuit ... result: 1.