620 lines
33 KiB
Plaintext
620 lines
33 KiB
Plaintext
[H[2Jmake: 'atpg' is up to date.
|
||
========================
|
||
parsing file ./benchmark/c6288.bench ... Done.
|
||
====== Circuit Statistics ======
|
||
PI: 32
|
||
PO: 32
|
||
Gate: 2448
|
||
Stem: 1488
|
||
Level: 7
|
||
================================
|
||
[SOL] flip: 0, stem: 0, fault:41910. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2217
|
||
coverage: 45.282% pattern: 1 before: 4896 now: 2679
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:21592. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2201
|
||
coverage: 68.566% pattern: 2 before: 2679 now: 1539
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:11922. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2206
|
||
coverage: 81.536% pattern: 3 before: 1539 now: 904
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:5196. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2188
|
||
coverage: 87.132% pattern: 4 before: 904 now: 630
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:4078. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 91.585% pattern: 5 before: 630 now: 412
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:1786. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 93.505% pattern: 6 before: 412 now: 318
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:1178. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2177
|
||
coverage: 94.771% pattern: 7 before: 318 now: 256
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:798. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 95.629% pattern: 8 before: 256 now: 214
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:646. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 96.324% pattern: 9 before: 214 now: 180
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:1026. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2145
|
||
coverage: 97.426% pattern: 10 before: 180 now: 126
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:437. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 97.896% pattern: 11 before: 126 now: 103
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:114. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2206
|
||
coverage: 98.019% pattern: 12 before: 103 now: 97
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:190. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2189
|
||
coverage: 98.223% pattern: 13 before: 97 now: 87
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:209. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 98.448% pattern: 14 before: 87 now: 76
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:285. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2194
|
||
coverage: 98.754% pattern: 15 before: 76 now: 61
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:247. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2180
|
||
coverage: 99.020% pattern: 16 before: 61 now: 48
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:152. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2174
|
||
coverage: 99.183% pattern: 17 before: 48 now: 40
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2194
|
||
coverage: 99.244% pattern: 18 before: 40 now: 37
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2188
|
||
coverage: 99.306% pattern: 19 before: 37 now: 34
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2185
|
||
coverage: 99.367% pattern: 20 before: 34 now: 31
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:76. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2168
|
||
coverage: 99.449% pattern: 21 before: 31 now: 27
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.469% pattern: 22 before: 27 now: 26
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 99.489% pattern: 23 before: 26 now: 25
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2160
|
||
coverage: 99.510% pattern: 24 before: 25 now: 24
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2189
|
||
coverage: 99.510% pattern: 24 before: 24 now: 24
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2186
|
||
coverage: 99.571% pattern: 25 before: 24 now: 21
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.571% pattern: 25 before: 21 now: 21
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.571% pattern: 25 before: 21 now: 21
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2185
|
||
coverage: 99.571% pattern: 25 before: 21 now: 21
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:57. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.632% pattern: 26 before: 21 now: 18
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2201
|
||
coverage: 99.632% pattern: 26 before: 18 now: 18
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2202
|
||
coverage: 99.632% pattern: 26 before: 18 now: 18
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:19. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2199
|
||
coverage: 99.653% pattern: 27 before: 18 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2165
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2175
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2175
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2167
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2188
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2178
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2181
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2177
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2158
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2166
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2201
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2185
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2169
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2186
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2180
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2211
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2205
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2165
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2202
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2187
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2201
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2206
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2190
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2175
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2184
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2221
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2178
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2201
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2165
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2176
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2190
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2173
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2188
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2157
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2185
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2170
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2209
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2204
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2229
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2215
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2186
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2189
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2200
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2204
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2179
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2177
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2173
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2203
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2198
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2189
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2198
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2180
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2161
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2173
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2179
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2162
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2181
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2188
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2199
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2185
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2194
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2200
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2178
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2164
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2199
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2187
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2190
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2186
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2185
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2171
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2167
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2163
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2202
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2199
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2198
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2184
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2193
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2194
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2163
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2197
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2178
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2202
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2164
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2190
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2174
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2216
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2198
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2205
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2176
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2204
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2201
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2205
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2210
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2191
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2187
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2189
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2178
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2212
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2200
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2189
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2188
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2200
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2195
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2184
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2196
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2210
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2182
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2210
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2194
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2183
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2192
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2177
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2187
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2165
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|
||
[SOL] flip: 0, stem: 0, fault:0. flip_cnt: 0, stem_cnt: 1488, fault_cnt:2199
|
||
coverage: 99.653% pattern: 27 before: 17 now: 17
|
||
checking valid circuit ... result: 1.
|